Your search matched **0** of **1038994** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enter new one in the text box.

dock* and switch* and bus Search

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

---

Results:
No documents matched your query.

h eee e eee g e ch e ch e e c ch b c

Your search matched **5** of **1038994** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enter new one in the text box.

dock* and switch* Search

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

---

1 **Switching Plan for a Cellular Mobile Telephone System**
Fluhr, Z.; Nussbaum, E.;
Communications, IEEE Transactions on [legacy, pre - 1988] , Volume: 21 , Is 11 , Nov 1973
Pages:1281 - 1286

[Abstract] [PDF Full-Text (632 KB)] IEEE JNL

---

2 **A router architecture for real-time communication in multicomputer networks**
Rexford, J.; Hall, J.; Shin, K.G.;
Computers, IEEE Transactions on , Volume: 47 , Issue: 10 , Oct. 1998
Pages:1088 - 1101

[Abstract] [PDF Full-Text (500 KB)] IEEE JNL

---

3 **Front end electronics for a variable field PET camera using the PMT-quadrant-sharing detector array design**
Wai-Hoi Wong; Hu, G.; Zhang, N.; Uribe, J.; Wang, J.; Li, H.; Lu, W.; Hossain Baghaei; Yokoyama, S.;
Nuclear Science, IEEE Transactions on , Volume: 44 , Issue: 3 , June 1997
Pages:1291 - 1296

[Abstract] [PDF Full-Text (580 KB)] IEEE JNL

---

4 **Analog VLSI design of multi-phase voltage doublers with frequency regulation**
Fengjing Qiu; Starzyk, J.A.; Ying-Wei Jan;
Mixed-Signal Design, 1999. SSMSD '99. 1999 Southwest Symposium on , 11-April 1999

h eee e eee g e ch e ch e e c e e e c e

Pages:9 - 14

[Abstract] [PDF Full-Text (440 KB)] **IEEE CNF**

---

5 **Integrated multi-behavior mobile robot navigation using decentrali: control**

Tse Min Chen; Luo, R.C.;

Intelligent Robots and Systems, 1998. Proceedings., 1998 IEEE/RSJ Internati Conference on , Volume: 1 , 13-17 Oct. 1998

Pages:564 - 569 vol.1

[Abstract] [PDF Full-Text (560 KB)] **IEEE CNF**

---

h eee e eee g e ch e ch e e c e e e c e

Switching Plan for a Cellular Mobile Telephone System

Fluhr, Z. Nussbaum, E.
Bell Laboratories, Naperville, IL, USA

This paper appears in: **Communications, IEEE Transactions on [legacy, pre - 1988]**

Publication Date: Nov 1973
On page(s): 1281 - 1286
Volume: 21 , Issue: 11
ISSN: 0096-2244

Abstract:
Federal Communication Commission **Docket** 18 262 allocated a 75-MHz band to the common carriers to implement high capacity mobile telephone systems. The Bell System has proposed a cellular arrangement of low-power transmitters/receivers that permits frequency reuse in a coverage area. This method of achieving spectrum efficiency will require extensive centralized coordination and control to properly administer channel assignments and to interconnect the mobiles with each other and with the direct distance dialing (DDD) network. This can be accomplished by means of an electronic **switching** system (ESS) with special data terminals and trunking arrangements, and a unique program. In the proposed plan the radio sites (base stations) act effectively as remote concentrators in the frequency domain under the control of ESS, which in turn acts primarily as a trunk-to-trunk **switcher**. In addition to the usual **switching**, signaling, and supervising functions, the **switching** office must also perform numerous special

h eee e eee g e ch ch h c be be be c e

functions including paging of mobiles, location of mobiles (signal strength and ranging data analysis), channel reassignment of mobiles, and reswitching of mobiles to various base stations-these last three occurring while customers are talking.

Index Terms:

Bell Telephone System Mobile radio systems Telephone **switching** systems

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 632 KB] NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

A router architecture for real-time communication in multicomputer networks

Rexford, J. Hall, J. Shin, K.G.
Network & Distributed Syst., AT&T Bell Labs., Florham Park, NJ, USA;
This paper appears in: **Computers, IEEE Transactions on**

Publication Date: Oct. 1998
On page(s): 1088 - 1101
Volume: 47 , Issue: 10
ISSN: 0018-9340
Reference Cited: 42
CODEN: ITCOB4
Inspec Accession Number: 6087354

Abstract:
Parallel machines have the potential to satisfy the large computational demands of real-time applications. These applications require a predictable communication network, where time-constrained traffic requires bounds on throughput and latency, while good average performance suffices for best-effort packets. This paper presents a new router architecture that tailors low-level routing, **switching**, arbitration, flow-control, and deadlock-avoidance policies to the conflicting demands of each traffic class. The router implements bandwidth regulation and deadline-based scheduling, with packet **switching**

and table-driven multicast routing, to bound end-to-end delay and buffer requirements for time-constrained traffic while allowing best-effort traffic to capitalize on the low-latency routing and **switching** schemes common in modern parallel machines. To limit the cost of servicing time-constrained traffic, the router includes a novel packet scheduler that shares link-scheduling logic across the multiple output ports, while masking the effects of **dock** rollover on the representation of packet eligibility times and deadlines. Using the Verilog hardware description language and the Epoch silicon compiler, we demonstrate that the router design meets the performance goals of both traffic classes in a single-chip solution. Verilog simulation experiments on a detailed timing model of the chip show how the implementation and performance properties of the packet scheduler scale over a range of architectural parameters

---

Index Terms:
multiprocessor interconnection networks packet **switching** parallel architectures performance evaluation real-time systems Epoch silicon compiler Verilog hardware description language Verilog simulation architectural parameters buffer requirements deadline-based scheduling end-to-end delay latency multicomputer networks packet **switching** parallel machines predictable communication network real-time applications real-time communication router architecture table-driven multicast routing throughput time-constrained traffic

---

Reference list:

1, D. Ferrari, "Client Requirements for Real-Time Communication Services," *IEEE Comm.*, pp. 65-72, Nov. 1990.
[Abstract] [PDF Full-Text (1064KB)]

2, L.R. Welch and K. Toda, "Architectural Support for Real-Time Systems: Issues and Trade-Offs," *Proc. Int'l Workshop Real-Time Computing Systems and Applications,* Dec. 1994.
[Buy Via Ask*IEEE]

3, M.W. Mutka, "Using Rate Monotonic Scheduling Technology for Real-Time Communications in a Wormhole Network," *Proc. Workshop Parallel and Distributed Real-Time Systems,* Apr. 1994.
[Abstract] [PDF Full-Text (656KB)]

4, J.-P. Li and M.W. Mutka, "Priority Based Real-Time Communication for Large Scale Wormhole Networks," *Proc. Int'l Parallel Processing Symp.,* pp. 433-438, Apr. 1994.
[Abstract] [PDF Full-Text (912KB)]

5, A. Saha, "Simulator for Real-Time Parallel Processing Architectures," *Proc. IEEE Ann. Simulation Symp.,* pp. 74-83, Apr. 1995.
[Abstract] [PDF Full-Text (824KB)]

6, K. Toda, K. Nishida, E. Takahashi, N. Michell and Y. Yamaguchi, "Design and Implementation of a Priority Forwarding Router Chip for Real-Time Interconnection Networks," *Int'l J. Mini and Microcomputers,* vol. 17, no. 1, pp. 42-51, 1995.
[Buy Via Ask*IEEE]

7, R. Games, A. Kanevsky, P. Krupp and L. Monk, "Real-Time Communications Scheduling for Massively Parallel Processors," *Proc. Real-Time Technology and Applications Symp.,* pp. 76-85, May 1995.
[Abstract] [PDF Full-Text (876KB)]

8, S. Balakrishnan and F. Ozguner, "Providing Message Delivery Guarantees in Pipelined Flit-Buffered Multiprocessor Networks," *Proc. Real-Time Technology and Applications Symp.,* pp. 120-129, June 1996.
[Abstract] [PDF Full-Text (1020KB)]

9, R.S. Raji, "Smart Networks for Control," *IEEE Spectrum,* vol. 31, pp. 49-55, June 1994.
[Abstract] [PDF Full-Text (812KB)]

10, C.M. Aras, J.F. Kurose, D.S. Reeves and H. Schulzrinne, "Real-Time Communication in Packet-Switched Networks," *Proc. IEEE,* vol. 82, pp. 122-139, Jan. 1994.
[Abstract] [PDF Full-Text (1812KB)]

11, D.D. Kandlur, K.G. Shin and D. Ferrari, "Real-Time Communication in Multi-Hop Networks," *IEEE Trans. Parallel and Distributed Systems,* vol. 5, no. 10, pp. 1,044-1,056, Oct. 1994.
[Abstract] [PDF Full-Text (1292KB)]

12, D. Verma, H. Zhang and D. Ferrari, "Delay Jitter Control for Real-Time Communication in a Packet Switching Network," *Proc. Tricom,* Mar. 1991.

[Abstract] [PDF Full-Text (760KB)]

13, D. Ferrari and D.C. Verma, "A Scheme for Real-Time Channel Establishment in Wide-Area Networks," *IEEE J. Selected Areas in Comm.,* vol. 8, pp. 368-379, Apr. 1990.
[Abstract] [PDF Full-Text (1112KB)]

14, H. Zhang and D. Ferrari, "Rate-Controlled Service Disciplines," *J. High Speed Networks,* vol. 3, no. 4, pp. 389-412, 1994.
[Buy Via Ask*IEEE]

15, H. Zhang, "Providing End-to-End Performance Guarantees Using Non-Work-Conserving Disciplines," *Computer Comm.,* vol. 18, pp. 769-781, Oct. 1995.
[Buy Via Ask*IEEE] [CrossRef]

16, L. Georgiadis, R. Guerin, V. Peris and K.N. Sivarajan, "Efficient Network QoS Provisioning Based on per Node Traffic Shaping," *IEEE/ACM Trans. Networking,* vol. 4, pp. 482-501, Aug. 1996.
[Abstract] [PDF Full-Text (1728KB)]

17, Y. Ofek and M. Yung, "The Integrated MetaNet Architecture: A Switch-Based Multimedia LAN for Parallel Computing and Real-Time Traffic," *Proc. IEEE INFOCOM,* pp. 802-811, 1994.
[Abstract] [PDF Full-Text (816KB)]

18, W.J. Dally and C.L. Seitz, "The Torus Routing Chip," *J. Distributed Computing,* vol. 1, no. 3, pp. 187-196, 1986.
[Buy Via Ask*IEEE]

19, R.L. Cruz, "A Calculus for Network Delay, Part I: Network Elements in Isolation," *IEEE Trans. Information Theory,* vol. 37, pp. 114-131, Jan. 1991.
[Abstract] [PDF Full-Text (1248KB)]

20, Q. Zheng and K.G. Shin, "On the Ability of Establishing Real-Time Channels in Point-to-Point Packet-Switched Networks," *IEEE Trans. Comm.,* pp. 1,096-1,105, Feb./Mar./Apr. 1994.
[Abstract] [PDF Full-Text (1136KB)]

21, C.L. Liu and J.W. Layland, "Scheduling Algorithms for Multi-Programming in a Hard

Real-Time Environment," *J. ACM,* vol. 20, pp. 46-61, Jan. 1973.
[Buy Via Ask*IEEE] [CrossRef]

22, P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communication Switching Technique," *Computer Networks,* vol. 3, pp. 267-286, Sept. 1979.
[Buy Via Ask*IEEE] [CrossRef]

23, W. Dally, "Virtual-Channel Flow Control," *IEEE Trans. Parallel and Distributed Systems,* vol. 3, no. 3, pp. 194-205, Mar. 1992.
[Abstract] [PDF Full-Text (956KB)]

24, J. Rexford, J. Dolter and K.G. Shin, "Hardware Support for Controlled Interaction of Guaranteed and Best-Effort Communication," *Proc. Workshop Parallel and Distributed Real-Time Systems,* pp. 188-193, Apr. 1994.
[Abstract] [PDF Full-Text (412KB)]

25, J. Rexford and K.G. Shin, "Support for Multiple Classes of Traffic in Multicomputer Routers," *Proc. Parallel Computer Routing and Comm. Workshop,* pp. 116-130, May 1994.
[Buy Via Ask*IEEE]

26, J. Rexford, W. Feng, J. Dolter and K.G. Shin, "PP-MESS-SIM: A Flexible and Extensible Simulator for Evaluating Multicomputer Networks," *IEEE Trans. Parallel and Distributed Systems,* vol. 8, no. 1, pp. 25-40, Jan. 1997.
[Abstract] [PDF Full-Text (724KB)]

27, J. Duato and P. Lopez, "Bandwidth Requirements for Wormhole Switches: A Simple and Efficient Design," *Proc. Euromicro Workshop Parallel and Distributed Processing,* pp. 377-384, 1994.
[Abstract] [PDF Full-Text (660KB)]

28, C.B. Stunkel et al., "The SP2 High-Performance Switch," *IBM Systems J.,* vol. 34, pp. 185-204, Feb. 1995.
[Buy Via Ask*IEEE]

29, F.A. Tobagi, "Fast Packet Switch Architectures for Broadband Integrated Services Digital Networks," *Proc. IEEE,* vol. 78, pp. 133-167, Jan. 1990.
[Abstract] [PDF Full-Text (2380KB)]

30, W.J. Dally and C.L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," *IEEE Trans. Computers,* vol. 36, no. 5, pp. 547-553, May 1987.
[Buy Via Ask*IEEE]

31, L. Ni and P. McKinley, "A Survey of Wormhole Routing Techniques in Direct Networks," *Computer,* pp. 62-76, Feb. 1993.
[Abstract] [PDF Full-Text (1684KB)]

32, K. Aoyama and A. Chien, "Cost of Adaptivity and Virtual Lanes in a Wormhole Router," *J. VLSI Design,* vol. 2, no. 4, pp. 315-333, 1995.
[Buy Via Ask*IEEE]

33, W.C. Lee, M.G. Hluchyj and P.A. Humblet, "Routing Subject to Quality of Service Constraints in Integrated Communication Networks," *IEEE Network,* pp. 46-55, July/Aug. 1995.
[Abstract] [PDF Full-Text (1004KB)]

34, Q. Zheng, K.G. Shin and C. Shen, "Real-Time Communication in ATM," *Proc. Ann. Conf. Local Computer Networks,* pp. 156-164, Oct. 1994.
[Abstract] [PDF Full-Text (708KB)]

35, H.J. Chao, "A Novel Architecture for Queue Management in the ATM Network," *IEEE J. Selected Areas in Comm.,* vol. 9, pp. 1,110-1,118, Sept. 1991.
[Abstract] [PDF Full-Text (756KB)]

36, D. Picker and R.D. Fellman, "VLSI Priority Packeet Queue with Inheritance and Overwrite," *IEEE Trans. VLSI,* vol. 3, pp. 245-253, June 1995.
[Abstract] [PDF Full-Text (824KB)]

37, J. Liebeherr, D.E. Wrege and D. Ferrari, "Exact Admission Control for Networks with Bounded Delay Services," *IEEE/ACM Trans. Networking,* vol. 4, pp. 885-901, Dec. 1996.
[Abstract] [PDF Full-Text (4196KB)]

38, J. Rexford, A. Greenberg and F. Bonomi, "Hardware-Efficient Fair Queueing Architectures for High-Speed Networks," *Proc. IEEE INFOCOM,* pp. 638-646, Mar. 1996.
[Abstract] [PDF Full-Text (824KB)]

39, S.-W. Moon, K. Shin and J. Rexford, "Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches," *Proc. Real-Time Technology and Applications Symp.*, pp. 203-212, June 1997.
[Abstract] [PDF Full-Text (936KB)]

40, H.J. Chao and N. Uzun, "A VLSI Sequencer Chip for ATM Traffic Shaper and Queue Manager," *IEEE J. Solid-State Circuits,* vol. 27, pp. 1,634-1,643, Nov. 1992.
[Abstract] [PDF Full-Text (816KB)]

41, C.E. Leiserson, "Systolic Priority Queues," *Proc. Caltech Conf. VLSI,* pp. 200-214, Jan. 1979.
[Buy Via Ask*IEEE]

42, J. Rexford, F. Bonomi, A. Greenberg and A. Wong, "Scalable Architectures for Integrated Traffic Shaping and Link Scheduling in High-Speed ATM Switches," *IEEE J. Selected Areas in Comm.,* vol. 15, pp. 938-950, June 1997.
[Abstract] [PDF Full-Text (316KB)]

Search Results [PDF FULL-TEXT 500 KB] PREV NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

h eee e eee g e ch ch h c be he be c e eee